

## **AMENDMENT TO CLAIMS**

1. (original) An electrically alterable memory device, comprising:
  - a first semiconductor layer doped with a first dopant in a first concentration;
  - a second semiconductor layer, adjacent the first semiconductor layer, doped with a second dopant that has an opposite electrical characteristic than the first dopant, the second semiconductor layer having a top side;
  - two spaced-apart diffusion regions embedded in the top side of the second semiconductor layer, each diffusion region doped with the first dopant in a second concentration greater than the first concentration, the two diffusion regions including a first diffusion region and a second diffusion region, and a first channel region defined between the first diffusion region and the second diffusion region;
  - a first floating gate having a first height and comprised of a conductive material, the first floating gate disposed adjacent the first diffusion region and above the first channel region and separated therefrom by a first insulator region, the first floating gate capable of storing electrical charge;
  - a second floating gate having a second height and comprised of a conductive material, the second floating gate disposed adjacent the second diffusion region and above the first channel region and separated therefrom by a second insulator region, the second floating gate capable of storing electrical charge; and
  - a control gate having a third height and comprised of a conductive material, the control gate disposed laterally between the first floating gate and the second floating gate, the control gate separated from the first floating gate by a first vertical insulator layer and separated from the second floating gate by a second vertical insulator layer, the control gate further being above the first channel region and separated therefrom by a third insulator region.
2. (original) The memory device of claim 1, wherein the first dopant having a P-type characteristic and the second dopant having an N-type characteristic.
3. (original) The memory device of claim 1, wherein the first dopant having an N-type characteristic and the second dopant having a P-type characteristic.

4. (original) The memory device of claim 1, wherein the first insulator region having a thickness that allows tunneling of charge between the first floating gate and the first channel region.

5. (original) The memory device of claim 4, wherein the thickness of the first insulator region is between 70 Angstroms and 110 Angstroms.

6. (original) The memory device of claim 1, wherein the third insulator region having a thickness that allows tunneling of charge between the second floating gate and the first channel region.

7. (currently amended) The memory device of claim 6, wherein the thickness of the ~~third~~ second insulator region is between 70 Angstroms and 110 Angstroms.

8. (original) The memory device of claim 1, wherein the first vertical insulator is made from a silicon dioxide having a thickness that provides capacitance between the first floating gate and the control gate, and the first vertical insulator preventing leakage between the first floating gate and the control gate.

9. (original) The memory device of claim 1, wherein the first vertical insulator is made from an oxide nitride oxide having a thickness that provides capacitance between the first floating gate and the control gate, and the first vertical insulator prevents leakage between the first floating gate and the control gate.

10. (original) The memory device of claim 1, wherein the first vertical insulator is made from a silicon dioxide having a thickness that provides capacitance between the second floating gate and the control gate, and the first vertical insulator preventing leakage between the second floating gate and the control gate.

11. (original) The memory device of claim 1, wherein the second vertical insulator is made from an oxide nitride oxide having a thickness that provides capacitance between the second floating gate and the control gate, and the second vertical insulator preventing leakage between the second floating gate and the control gate.
12. (original) The memory device of claim 1, wherein the first height of the first floating gate is taller than the third height.
13. (original) The memory device of claim 1, wherein the first height of the first floating gate is shorter than the third height.
14. (original) The memory device of claim 1, wherein the first height of the first floating gate is same as the third height.
15. (original) The memory device of claim 1, wherein the first floating gate and the second floating gate each being capable of storing multiple levels of charge.
16. (original) The memory device of claim 1, wherein the first floating gate and the second floating gate each being capable of storing four levels of charge.
17. (original) The memory device of claim 1, wherein an oxidation layer is disposed on top of each diffusion region.
18. (original) The memory device of claim 1, wherein a charge is transported from the first channel region to the second floating gate when a first combination of voltages is applied to the first diffusion region, the second diffusion region, the control gate, and the second semiconductor layer.
19. (original) The memory device of claim 18 wherein the first combination of voltages comprises:
- applying a zero voltage to the second semiconductor layer;

applying a positive high voltage to the first diffusion region;  
applying a zero voltage to the second diffusion region; and  
applying a positive high voltage to the control gate.

20. (original) The memory device of claim 18, wherein the first combination of voltages comprises:

applying a positive high ramp down voltage followed by a ramp up voltage to the control gate;

applying a positive high voltage to the first diffusion region;  
applying a zero voltage to the second diffusion region; and  
applying a positive high voltage to the second semiconductor layer.

21. (original) The memory device of claim 18 wherein the first combination of voltages comprises:

applying a  $V_{cc}$  voltage to the second semiconductor layer;  
applying a negative voltage to the second diffusion region; and  
applying a positive high voltage to the control gate.

22. (original) The memory device of claim 1, wherein charge inside the second floating gate can be determined when a second combination of voltages is applied to the first diffusion region, the second diffusion region, the control gate, and the second semiconductor layer.

23. (original) The memory device of claim 22, wherein the second combination of voltages comprises:

applying a zero voltage to the second semiconductor layer;  
applying a voltage between 0V and  $V_{cc}$  voltage to the first diffusion region; and  
applying a voltage between 0V and  $V_{et}$  to the control gate.

24. (original) The memory device of claim 22, wherein the second combination of voltages comprises:

applying a  $V_{et}$  voltage to the second semiconductor layer;  
applying a voltage between 0V and  $V_{cc}$  to the first diffusion region;  
applying a  $V_{et}$  voltage to the second diffusion region; and  
applying a voltage between 0V and  $V_{cc}$  voltage to the control gate.

25. (original) The memory device of claim 1, wherein charge is removed from the second floating gate when a third combination of voltages is applied to the first diffusion region, the second diffusion region, the control gate, and the second semiconductor layer.

26. (original) The memory device of claim 25, wherein the third combination of voltages comprises:

applying a negative voltage to the control gate; and  
applying a positive high voltage to the second semiconductor layer.

27-38 (canceled)

39. (new) The memory device of claim 18 wherein the first combination of voltages comprises:

applying a 0V voltage to the second semiconductor layer;  
applying a negative voltage to the second diffusion region; and  
applying a positive high voltage to the control gate.

40. (new) The memory device of claim 18 wherein the first combination of voltages comprises:

applying a positive voltage to the second semiconductor layer;  
applying a negative voltage to the second diffusion region; and  
applying a positive high voltage to the control gate.